搜索资源列表
usb_jtag
- FPGA、CPLD芯片的usb数据下载线,下载速度是并口的5位,内有原理图用程序-FPGA, CPLD chip usb data download lines, download speed is the parallel port of the five, with a schematic diagram of procedures in
colorful_signal
- 设计并调试好一个VGA彩条信号发生器,并用EDA实验开发系统(拟采用的实验芯片的型号可选Altera的MAX7000系列的 EPM7128 CPLD ,FLEX10K系列的EPF10K10LC84-3 FPGA, ACEX1K系列的 EP1K30 FPGA,Xinlinx 的XC9500系列的XC95108 CPLD,Lattice的ispLSI1000系列的1032E CPLD)进行硬件验证。 设计思路 由系统提供的时钟源引入扫描信号,根据VGA彩色显示器的工作原理,设计出各种颜色编码
ADC0809
- 用CPLD/FPGA驱动ADC0809芯片的VHDL源程序-Using CPLD/FPGA drive ADC0809 chip VHDL source
FPGA
- FPGA/CPLD的实体教程,结合相关开发工具学习。-FPGA/CPLD Tutorial entity, combined with study-related development tools.
I2C
- I2C core code in Hardware descrption language so as enable a cpld/fpga to be programmed for specific customized applications of our requirment & make the pcb work to meet the application requirements.
I2Cslave1
- I2C slave for FPGA and CPLD.
BasedonCPLDFPGAsuchasthefrequencyaccuracyofthedesi
- 基于CPLD/FPGA的可编程逻辑器件,借助单片机AT89C51;利用标准频率50~100MHz的周期信号实现系统计数的等精度测量技术。同时采用闸门测量技术完成脉宽,占空比的测量。-Based on CPLD/FPGA programmable logic devices, with single-chip microcomputer AT89C51 using a standard 50 ~ 100MHz frequency of the periodic signal, such as c
A01
- 利用XC9572-TQFP100(Xilinx CPLD)制作的多功能CPLD/FPGA的ISP下载线源代码及线路图。可用来烧录Xilinx,Lattice,Altera等厂家的CPLD/FPGA.-Using XC9572-TQFP100 (Xilinx CPLD) produced by multi-CPLD/FPGA download cable ISP in the source code and circuit diagram. Burning can be used to Xilin
FPGA
- 基于FPGA的数字频率计的设计11利用VHDL 硬件描述语言设计,并在EDA(电子设计自动化) 工具的帮助下,用大规模可编程逻辑器件(FPGA/ CPLD) 实现数字频率计的设计原理及相关程序-FPGA-based design of digital frequency meter 11, the use of VHDL hardware descr iption language design, and EDA (electronic design automation) tools with
pc
- 键盘和USB与PC机的接口程序,适用于CPLD FPGA设计中,与上位机的连接与通信-Keyboard and USB and PC-interface program for the design of CPLD FPGA with PC connectivity and communication
timing_design_of_fpga
- 主要是,fpga,cpld设计时的时序设计需要注意和考虑的问题-Mainly, fpga, cpld design design need to pay attention to the timing of the issue and consider
EXP-EPM3128_3256
- cpld/fpga芯片exp-epm3128/3256的详细说明,适用于quartus以及maxplus软件-cpld/fpga chip exp-epm3128/3256 a detailed descr iption of the software for quartus and maxplus
jtagdownload
- alter cpld下载线制作方法集合,自己做就行,不用花40元去买了-alter cpld download cable production method of collection, make their own on the line, do not have to spend 40 yuan to buy a
I2C-CPLD
- I2C总线通讯的CPLD实现,包括详细的设计方法及源程序。-I2C总线通讯的CPLD实现
emny
- cpld/fpga vhdl语言rom 引用的简单例子-cpld/fpga vhdl language rom cited a simple example
usb_blaster
- usb下载线usb_blaster,用于cpld\fpga等,刚刚调试完-usb download cable usb_blaster, for cpld \ fpga and so on, had just finished debugging. .
VHDL_Data
- 潘松的VHDL使用教程,已经制作书签,阅读方便,是学习VHDL新手的必备资料,FPGA/CPLD开发者可以参考的资料,-Pinson use of VHDL tutorial have produced bookmarks, reading easy to learn the essential information on VHDL novice, FPGA/CPLD developers can refer to the information,
AlteraFPGACPLD
- 《ALTERA FPGA/CPLD 设计》附带光盘,内有书中案例的源代码及使用说明。-" ALTERA FPGA/CPLD Design" with CD case containing the book' s source code and instructions.
spi.tan
- vhdl spi cpld fpga cofiguration
MCU_V_PWM_16bit
- 单片机通过总线,将占空比和频率送到CPLD/FPGA中,并控制PWM输出.采用Verilog HDL语言编写。-Microcontroller by bus, the duty cycle and frequency sent to the CPLD/FPGA in, and control the PWM output. Using Verilog HDL language.